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1.0 INTRODUCTION
The present study into the physics of failure of
microelectronic devices is being undertaken to
obtain results that will lead to better defini-
tion and specification of modes of failure and
failure rates.
The basic objective of the program is defined to:
l) determine basic failure mechanisms and
methods for detection through testing.
2) perform stress tests to verify failure
me chanisms.
3) develop techniques to identify and
verify failure mechanisms.
The program will ultimately lead to methods of
predicting failure rates through failure _r_echanism
prediction. Furthermore, the study will be
essential in developing tests to screen out poten-
tially weak devices after defining specific failure
mechanisms as a function of stress level.
The current program is a continuation and expansion
of the work started under Contract NASW-973.
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I2.0 SUI_ARY
This report covers the effort expended _ring the
first quarter of Contract No. NAS12-72. The
results of the work performed during the last
calendar quarter of Contract No. NASW-973 are
also summarized.
The significant findings to date are su_muarized
in Table I.
Since the majority of the failures involve the
aluminum and oxide defects, it is tentatively
concluded that consideration should be given by
vendors to improve t_is area t_Lrough process
improvements and tighter inspection standards.
It is also concluded that small area gold aluminum
thermo-co,_pression "wedge" bones over oxide are
questionable for highly reliable integrated
circuits.
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3.2
3.2.1
CONTINUATION OF LIFE TEST
Status
Vendor A units are continuing life test and will
have 3000 hours completed on 17 November 196_.
Vendor B and C units have completed the 3000-hour
llfe test measurements. The data has been
reviewed and the results are surmnarized and analyzed
in the following paragraphs. Expected com_letion of
the _000 hours of operating life is 4 January 1966.
Summary of Data
The data collected from the operating llfe test on
Vendors A, B, and C is provided in the form of
distribution plots located in the Appendix of this
report. It should be noted that only those para-
meters considered to be most significant to failure
analysis have been included in the graphs. The
aistributions, including those parameters not
plotted, are summarized and any significant findings
are noted in the following paragraphs. Paragraph
3.3 contains detailed analysis of the findings.
Vendor A
Breakdown Voltage
The input diode breakdown voltage data from the
operating life test group with the exceotion of
Device No. 43A, shows no significant deviation after
| ! ill i
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Breakdown Voltage (Cont'd)
the lO0-hour measurements. The distribution of
the change of breakdown voltage has been rather
constant from 250 hours through 2000 hours,
indicating that the decrease indicated by the lO0-
hour readings are probably caused by instrumenta-
tion errors and temperature differences.
Device No. 43A has shown a decrease in breakdown
voltage of Diode No. 8 and an attendant increase in
diode leakage current.
Leakage
The input diode leakage current characteristics of
the life test group indicate a wide distribution
change from the initial val_e. It is interesting
to note that the distribution of change in leakage,
even though wide, has remained relatively constant
throughout 2000 hours of operating life. In general,
no trend in the distribution is noted to indicate
general device degradation.
The significant findings to date have been an
increase in input diode leakage of two units, Serial
Nos. 9A and 43A. This increase in leakage was first
noted at the 1000-hour data point. Temperature
annealing at 125°C, indicated Unit 9A decreasing in
I |
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Leakage (Cont 'd )
leakage to approximately the initial value. Device
43A indicated a decrease from 2.19 UA to 1.c_4 UA
as a result of the annealing process. Both units
were returned to test. The post 2000-hour operating
life test measurements verified Device _o. 43A as a
failure and, it has been removed from test so that
detailed analysis could be performed.
Saturation Voltage
The output transistor saturation voltage character-
istics of the life test group indicate only minor
variations in parameter distribution with the
exception of the 2000-hour data point. These minor
deviations in the millivolt region most likely can
be attributed to test equipment resol_tion. A
change in read-out instrumentation was incorporated.
This new instrument was limited to a minimum meter
range of 99.99 volts. All previous measurements
were performed with an equivalent instrumeut with
the exception of the metering range. A 0.9999
voltage range was used, thus increasing the number
of significant figures and measurement resolution.
This problem was corrected and the 3000-hour life
test measurements, when performed, should indicate
the group distribution returning to normal.
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IResistance_ Diode Forward Current
The results of the resistance and diode forward
current measurements indicate highly stable
characteristic. Since these parameters have
shown little or no variations, distribution plots
have not been included.
3.2.2
The diode forward current measurements were discon-
tinued at the %00-hour life test data point. This
parameter, due to the method of measurement, was
dependent on internal device resistance and there-
fore eliminated. No significant changes in
resistances have been noted as a result of 2000
hours of operating life.
Vendor B
Breakdown Voltage
The input diode and collector-base breakd_n voltage
characteristics of the life test group indicates no
significant parameter variations as a result of 3000
hours of operating life. The variation in parameter
change of input diode breakdown voltage is noted to
be much greater in magnitude than that of Vendor A
distribution plots. However, the actual values of
diode breakdown are approximately two orders of
magnitude greater resulting in the larger variation.
I
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Leakage
The total input diode leakage current measure:r_ents
(It ) of the llfe test group are exhibitin_ stable
and tight distributiou characteristics, fl_e varia-
tion,_ noted as a result of 3000 hours of life
testing are within a ±_ nanoampere range. The out-
put transistor leakage current measurements (13)
also indicate similar characteristics with the
exception of one unit, Serial _umber 19_. A review
of the 3000-hour data indicates Unit 19B exceeding
the allowable limit for output transistor leakage.
The drift characteristic of this parameter has been
monitored since the _O0-hour life data point when
the first significant change was observed. At this
time, preliminary failure analysis appears to i_odi-
care the collector-base Junction as the cause of
the increased leakage. The unit was subjected to
24-hour thermal annealing at 12_°C without bias.
Upon completion of the 24-hour duration, the device
was allowed to stabilize at room ambient for a
period of approximately 16 hours. The output
transistor leakage was then measured and the results
indicated a decrease to a value near the initial.
The unit was returned to the operating life test
and the results will again be investigated at the
_O00-hour data point.
im
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Saturation Voltage
The output transistor saturation voltage charac-
teristics of the llfe test group shows two
significant group shifts, ihe first change
occurred at the 2_O-hour data point. This change
is the result of instrumentation and is verified
by a change in the control 1_nits. _nvestigation
of the control units show an avera_e change of
-24.5 milllvolts at the lO0-hour and a +_.8 milli-
volt change at the 250-hour data point, with
respect to the initial measurement. In addition,
analysis shows an average +30 milllvolt shift
from the lO0-hour data point with respect to the
2_O-hour data point. Correlation of these res1_Its;
therefore, indicate no significant chancre in
device characteristics.
The cause of the second change indicated by the
2000-hour plot is considered to be the result of
i_st_mentation as was previously noted by Vencior A,
output transistor saturation voltage results. The
3000-hour data point results indicate the distribu-
tion returning to normal.
Resistance t Diode Forward Current
The results of the resistance and diode forward
current measurements indicate no significant changes
! i
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Resistance t Diode Forward Current (Cont'd)
as a result of 3000 hours of life testing.
Vendor C
Breakdown Voltage
The input diode and collector-base breakdown voltage
characteristics of the life test group indicate no
significant changes. The parameter distribution
plots indicate no trend as evidence of device decra-
dation, except for failure in breakdown voltage of
the input diode at Pin 7 of Sample 31C. The failure
is also reflected in the leakage current measurements.
Leakage
The total input diode leakage current (It) measure-
ments of the life test group are exhibiting stable
and tight distribution characteristics. The varia-
tions noted during 3000 hours of operating life are
in the _5 nanoampere range. The output transistor
leakage current although not plotted, has indicated
no significant findings. One device failure has been
noted to date. Unit Number 31C indicated a reverse
Junction leakage current (input diode at Pin 7) of
109.5 microamperes at the lO00-hour data point.
Careful cleaning of the carrier board and annealing
at 125°C without bias resulted in no reduction of
leakage current. Therefore, the device was subjected
to detailed failure analysis.
I !
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Saturation Voltage
The o1_tput transistor saturation voltage of the
life test group indicates a distribution shift
at the 100 and 2%0-hour data points. This shift
was also observed in the Vendor B distribution
plots as previously mentioned. The measurements
were performed during the same time interval thus
confirming the previous results. A similar trend
is noted at the 2000 and 3000-hour data points as
was noted in Vendor B distribution plots. The
_O00-hour data point measurements will provide
additional information as to the significance of
the data. The resistance and diode forward
current measurements indicate no significant
findings as a result of 3000 hours of life testing.
.Analysis of l_esults
General Comments
Historically, large shifts in values of diode
leakage current during the first few hours of
operative life have been the rule. This has been
attributed to a final stabilization of Junction
surface conditions. The response of reverse diode
current to the operating llfe test, shown by
Chart No. 2 indicates that these Junctions are not
completely passivated, though they are protected to
a degree by a silicon dioxide film.
ii
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General Co._uents (Cont' d)
As stated in the data sum_mary, except for the
failures noted, there is little significant c_ange
in the distribution of parameter change after the
first I00 hours. T_is is not to imply that all
individual parameter values have been stable after
the initial change at i00 hours. The changes in
diode leakage currents of Vendor A devices have
exhibited instability from data point to data
point. The net effect of these changes has been
to produce a distribution of the values of change
from the initial value which is for all practical
purposes constant in shape and range. The only
hypothesis which can be advanced to explain is that
mobile ionic contamination is present either on or
contained within the oxide or at the Si-Si02
interface, which would cause minor inversion
channeling when the devices were subjected to a
combinations of high temperature and voltage as in
the case of the operating llfe test. These devices,
with the exception of the failures noted, remained
within the limits of diode leakage c_rrent specified
by the manufacturer. The devices from Vendor B and
C have been quite stable except for the failures
noted.
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Analysis of Failures - Device 9A
Diode No. 9 of Device 9A shows the classic
symptoms of inversion channeling. At the end of
i000 hours the device had a high leakage current
(315 nanom_peres). Annealing at 125°C for
24 hours caused a complete recovery of thediode
leakage to its initial value of 18 nanoa_uperes.
This is characteristic of the mobile charge
induced inversion channel. One would expect the
leakage current to again increase during the next
period of temperature-voltage stress, but since
the leakage of the diode at Pin 9 remained at the
same level, 18 nanoaluperes, we cannot conclusively
state that inversion channeling was responsible
for the failure mode observed.
Device 43A
The leakage of Diode 8 Device _o. 43A was some-
what high initially, 157 nanoa1_peres. The device
was removed for detailed failure analysis at the
1000-hour point. Preliminary failure analysis
indicated that the increase in leakage could have
been due in part to an inversion layer-type pheno-
mena in that annealing at 125°C caused the leakage
to be reduced to approximately 1.3 nanoamperes.
Detailed failure analysis indicated that the
nnmn
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Device 4_A (Cont'd)
abnormally high leakage was probably due to a
defect in the oxide under the aluminum film
electrode. This analysis is discussed in greater
detail in Section 5.
Device 19B
Preliminary analysis of Unit No. 19B indicated
that the increase in output transistor ICB 0 noted
at the 3000-hour data point was most probably due
to inversion channeling as evidenced by the return
of the magnitude of ICB 0 to near its initial value
after exposure to 125°C without bias for 24 hours.
An increase in ICB 0 during the next lO00-hour
period will confirm this hypothesis.
Device _lC
The input Diode No. 7 of Device No. 31C was
essentially shorted by a very fine line of aluminum
which had migrated from anode to cathode. The
oxide beneath this aluminum was cracked; the crack
extending through the oxide into the silicon. This
type of failure is generally attributed to a tran-
sient overload conditions. Since the Diode at
Pin 7 was driven by the signal source, ths possibility
of such a transient In the load rack was investigated.
The investigation showed that all clamps on the
signal transmission lines were working properly,
I
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Device _IC (Cont'd)
limiting the overshoot to less than 0.5 volts
(4-5 peak transient volts).
The possibility that such a transient could
occur in the parameter test measurement equipment
is remote as all programmed current sources are
compliance limited to 40 volts maximum, under
open circuit conditions. Further failure analysis
is planned for this device, the results of which
will be reported next period. Further detail is
included in Section 5.
I
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CONTII_JATIOI_ OF TEMPERATU_qE CYCLE TEST
Status
Vendor A, B, and C units are awaiting test. The
temperature cycle chamber was reworked and simulated
checkout indicated unacceptable operation. A new
fan motor is presently bein 6 installed to correct
the problem. Checkout of the chamber is scheduled
for 15 Noverlber 1965. The scheduled start data for
the temperature cycle test is 22 IToveraber 196_.
Data Stumuary
Initial measurements on all devices have been completed.
All parameters were within manufacturer's specification.
Analys i s
Analysis of the initial data shows no abnormal values.
PAa[ 19 OF REPOnT NO. 2-0412
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STUDY OF TWO NEW DEVICES
Status
Purchase orders for the test sample have been
placed. Delivery is expected by 6 December 1965.
All materials and parts for the llfe test build-up
have been received. The carrier boards, mother
boards, and load boards required have been designed
and are being processed. Estimated completion of
fabrication is 19 November 1965.
The approach to mount the test samples on ceramic
boards for the temperature cycle and temperature
step stress test was dropped because of excessive
cost and delivery schedules. Several vendors
were contacted and of those contacted three were
requested to submit quotations for carrier boards.
The three vendors were Western Gold, Coors Porcelain,
and American Lava. Replies from Coors and American
Lava were the only ones received. Coors Porcelain
submitted a cost quotation of approximately $23 per
board (quantities of 100s) with expected delivery
during the latter part of November. American Lava
submitted a quotation of approximately _7.50 per
board (quantities of lO0s) with expected delivery
late in December. The carrier boards were to be
I!
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fabricated from a 94 percent alumina ceramic
substrate. The temperature requirements of the
temperature step stress program required the
application of molydenum, due to thermal coeffi-
cient of expansion of dissimilar materials, to be
fired on to the subs trate. A metallzed pattern
would then be etched and a thin nickel coating
applied for minimization of corrosion and oxida-
tion; this also provides a good weldable base.
Because of the restrictions imposed upon the
selection of materials, a trade-off results in
mechanical versus electrical characteristics. To
obtain good mechanical bonding a relatively high
sheet resistance (approximately three times that
of Cu) would be incurred. Evaluation of all aspects
resulted in a decision to employ an alternate
approach. The alternate approach selected is a
molded carrier and test base used to hold the
devices during the measurements. During the high
temperature portion of the test, the test samples
will be removed from the carrier and placed in
special trays in the chamber. During the tempera-
ture cycle portion of the test, the samples will
remain in the carriers which will be mounted on
circuit boards so that bias can be applied. The
!
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circuit boards have been designed and are being
processed. The molded carriers have been ordered
and expected delivery is 29 _ovember 196_. Test
build-up for the temperature cycle test will
begin 22 November 196%.
A fixture for measuring reverse recovery time has
been designed _]d is presently being fabricated.
The fixture will require investigation to verify
performance characteristics. The rise and fall
time test fixture awaits the results of the
reverse recovery time fixture performance.
5.2
A data reduction format has been established which
will expedite data revlewand reduction. Presently,
a preliminary computer program is being prepared.
The IBM _26 Stumuary Punch will be used for data
collection. A format for the punched cards has been
established and will be used on all future test
programs where ever required.
Description of Parts Handlin_ and Mounting
The parts handling concept for operating llfe has
not changed from the previous method employed with
the exception of device mounting. The carrier
boards will measure 22" x 2" x .062" and will
accozmuodate one flat pack. The devices will be
!
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Des criptlon of Parts handling and Mounting (Cont'd)
welded to the gold over nickel over copper conduc-
tors. Parts handling should present no difficulties
during the llfe test as previous experience has
indicated.
5.3
The mounting approach to be e:_ployed for temperature
cycling and te_perature step stress testing has
deviated from the original concept as previously
mentioned. The elimination of the ceramic carrier
boards will result in a more cumbersome handling
technique. Special trays will be used to separate
all devices when the molded carrier cannot be used.
This condition will only exist during the temperature
step stress program. During measurements the devices
will be transferred from the trays to be molded
carriers with a vacuum tweezer. Extreme caution will
be employed during the transfer phase. The molded
carrier will be coded to correspond to device lead
orientation markings so that error can be minimized.
Description of Selected Parts
The two parts and types added to the program were
selected because of advanced packaging or processing
techniques. The physical description of these parts
are as follows.
I
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Device Type "D"
The circuit form of this device is called
"complementary transistor logic" (CTL) or "modified
diode transistor lo_ic". The circuit will be a
five input NA_TD gate with NP_ emitter follower out-
put. The input gate is made up of five P_TP tran-
sistors having co_on collector and emitter connec-
tion.
Technical significance oi' this device is the manner
which external leads are connected to the chip _nd
in the metllod of forming the package.
The external ribbon leads are aluminu_u plated and
bonded directly to the bonding areas on the chip.
There are no bonded wires inside the package. _he
package is then formed by depositing glass cire ctly
on the chip until the proper size of 1/4" x I/8" is
achieved.
Either Kovar or ceramic plates are bonded to the top
and bottom plane of the device to control surface
roughness. Thus, the package contains no deliberate
enclosed voids.
I
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Device T_pe "E"
This device is in the circuit for.l of diode tran-
sistor logic. Transistor resistors are for_led in a
co_on silicon substrate using standard diffusion
techniques. The surface metallizatlon used to
interconnect the various elements on the chip and
the metal used in the internal lead wires which
make connection from the chip to the external leads
form a monometalic interface thus alleviating some
of the problems associated with bimetallic systems.
Another significant feature of this device is that
"glass" coating is used to protect the metallization
from handling damage during assembly in the final
package. This glass coating also provides another
dielectric layer over function resions offering
additional protection and isolation, provided that
the glass is of proper form.
The constituency of the glass used in this layer,
as in the case of the glass used to form the
package of Device D, is proprietary. The final
package is a 1/4" x 1/_" ceramic package which
does have an enclosed void or volume of gas.
!
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6.0 CONTINIIATION OF TEMPERATURE STRESS TEST a VENDOR A,
B a A_TD C.
6.1
6.2
!
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Status
A delay in the temperature step stress program has
been encountered due to rejection of the new high
temperature chamber which was recently purchased.
Delivery of the chamber has been promised by
1 Dece_aber 196_. The test will be initiated within
a week pending acceptance of the chamber.
Su_muary of Data
The data collected from temperature step stress
testing on Vendors A and C is provided in the form
of distribution plots located in the appendix of
this report. Vendor B is not represented, since
the units were deleted frown the test when 35 of the
60 samples failed the post 250°C (Step 2) electrical
measurements, due to open lead bonds. Those para-
meters considered most significant to failure
analysis have only been included in the plots. The
distribution, including those parameters not plotted,
and any significant findings are noted in the
following paragraphs.
Vendor A
The input diode breakdown voltage characteristics of
the temperature step stress group indicate no signi-
ficant changes. The distribution, although quite
i
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Vendor A (Cont'd)
wide, is normal with an apparent dispersion taking
place at Step 4 (300°C). The distribution plots of
the group provide no indication of device degrada-
tion as a result of the temperature step stress
testing. The most significant finding has been a
decrease in breakdown voltage of Diode 8 of Device
Number 80A. The decrease was from an initial value
of 5.76 volts to 1.68 volts at the Step 5 (315°C)
measurement point. This decrease in breakdown
reflected, as expected, in the reverse leakage
measurements.
The input diode leakage current plots of the step
stress group exhibit much the sa_e distribution
characteristics as previously noted in the breakdown
voltage results. A significant trend in the data is
not present which might indicate degradation. How-
ever, several individual device failures have been
noted.
Sample Number 75A was removed from test to investi-
gate the excessive leakage of the diode located at
Pin 3 (I3). The device initially indicated a value
of approximately 2 microamperes and was removed from
test at the Step 2 (250°C) measurement data point.
QRNINAL PNRGISION, INC.
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Vendor A (Cont'd)
The magnitude of leakage had not increased from
the initial reading; however, it was considered
sufficient cause to investigate the mechanism.
Device Number IOOA indicated an increase in
reverse leakage (Il) from a initial value of 2.6
nanoamperes to 1.4 mlcroamperes at the Step 2
(250°C) measurement data point. The unit was
removed from test and subjected to failure analysis
to determine the cause of this increase in reverse
current. Result of failure analysis are included
in Section 6.3.
No additional units have been removed from test.
However, upon completion of Step 5 (storage at
315°C) samples numbered 80A, 82A, and 86A indicate
increases in reverse leakage approaching the
failure criteria. Since temperature step stress
testing has been delayed and the devices have been
allowed to remain at room ambient (25°C) for an
extended period of time, the investigation of
these failures is pending the conclusion of Step 6
(325°C) and the post environmental measurements.
!
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iVendor A (Cont'd)
The output transistor saturation voltage parameter
behavior indicates device degradation. The disper-
sion of the data, first indicated by Step 3 (27%°C),
indicates increasing saturation voltage characteris-
tics. Step _ (31%oc) further exemplifies device
degradation. Because of the extended period of
room ambient incurred as mentioned previously,
Step 6 (32%°C) will be performed, measurements will
be taken, and device behavior will be closely
analyzed.
The resistance and diode forward current measure-
ments indicate no significant changes in value as
a result of temperature step stress testing.
Vendor C
The input diode breakdown voltage characteristics
of the temperature step stress group indicates no
significant changes.
The input diode leakage current measurements as
illustrated by the distribution plots indicate an
increase in reverse leakage. This is best illus-
trated by comparing Step 2 (250°C) and Step 3
(275°C) distributions. The values of this increase,
I|
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Vendor C (Cont'd)
while indicating a trend, is not sufficient to
warrant removal of the devices from test. The
output transistor saturation voltage character-
istics are beginning to show signs of increased
values as a result of temperature step stress
testing. The parameter behavior as illustrated
by the graphs show a trend developing at Step 3
(275°C), indicating device degradation. No
devices have been removed from test; however, it
is expected that all devices will increase greater
than 10% of the initial values at the next data
point.
The resistance and diode forward current measure-
ments indicate no significant changes as a result
of temperature step stress testing.
I
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6.3 Anal_sis of Results
General Co_ents
The extensive internal lead wire bond failure of
the Vendor B devices is attributed to the forma-
tion of intermetallic compounds of gold and
aluminum at the bond area on the chip. In the
s_ples examined there is some evidence of gold
migration along the aluminum film conductor. The
microscopic examination showed that'the thermal-
compression gold-aluminum bonds were of the
"stitch" or "chisel" type which results in a
small area bond relative to the "nail-head" or
"ball" type. This small area renders the bond
more susceptable to gold aluminum intermetallic
formation.
Vendor "B" devices were removed from the tempera-
ture step stress for these reasons.
With the exception of the devices noted in Table II
the Junction characteristics have not degraded to a
significant degree. There is some evidence of a
gradual increase in reverse current on part of the
sample as well as an attendant decrease in breakdown
voltage. This indicates that these particular
Junctions are softening. The degree of Junction
II I
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General Comments (Cont'd)
degradation is not yet sufficient to warrant
detailed failure analysis.
Output transistor saturation voltages on all units
are degrading. At the end of Step % (240 hours at
315°C), a rather sharp increase in saturation
voltage was noted. This increase is most likely
due to deterioration of the gold-aluminum bonds
at the chip, although alteration in transistor gain
may be partially responsible. This will be
investigated more fully at the end of the next step.
The absence of any significant change in the bulk
characteristics monitored indicate no bulk diffusion
mechanisms have been activated which was expected.
Analysis of Failures
Device 7_A
Device 75A was removed from test at the end of
Step 2 (2%O°C) because of an abnormally high leak-
age current in Diode 3. This diode had a abnormally
high leakage (2.4 microamperes) initially.
The unit was opened and examined microscopically at
i00 power. Nothing was noted that would explain the
abnormally high leakage.
!
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Device 75A (Cont'd)
Measurements for leakage at three levels of relative
humidity were made on diodes of Pins No. 3 and 8;
No. 3 being the dlode with high leakage. Measure-
ments were made at O, 62 and i00_ relative humidity
ambients. Leakage readings were obtained between
4V and wherever a leakage of 1/2 mA occurred. Curves
were plotted,and it was found that the increase in
leakage due to humidity was negligible. The increase
in leakage for Diode No. 3 was slightly greater than
IIo. 8.
Prior to testing, the diodes were allowed to stabilize
in the new ambient between i/2 to I hour.
It might be concluded that the increase in leakage
was due to surface conductivity caused by moisture
on the oxide layers.
The following brief table shows the magnitude of
increase in leakage:
DIODE NO. 3
Relative Humidity 0% 62% 100%
IR (uA) at 4.0V 3.2 3.5 3.5
IR (uA) at 5.0V 4.0 4.3 4.6
IR (uA) at 6.0V 4.9 5.3 6.0
I
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DIODE NO. 8
0% 6@% lOO%
.002 .023 .025
.089 .09 .093
2.0 2.7 2.7
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|Device 7%A (Cont'd)
A check was also made on the stability of the diodes.
Diodes No. 8, the good diode, did not increase in
leakage with time when continuously operating; the
leakage actually decreased slightly after i0 minutes
(from 0.026 to 0.024 microamps at _.0 volts). How-
ever, the reverse current of Diode i_o. 3 increased
exponentially with time. After 1 i/2 hours, its
original value had doubled.
After removing the aluminum electrodes with concen-
trated lICL, no major flaws were observed at IO00X
magnification. Only a small defect was noted cross-
ing over the Junction from the N+ to the P region.
It was believed that this could have been the cause
for high leakage. It might be remarked that the
defect was originally covered by the aluminum elect-
rode.
The oxide layer over the N+ and P regions were
removed in a stepwise fashion already described in
the previous report. The thicknesses of the oxide
layers were estimated to be approximately 1000 A°
over the N+ region and 2000 A ° over t_ P region.
601 -A-I
After removing the oxide layers, the defect still
remained on the silicon at the N+ to P Junction.
i |
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Device 7_A (Cont'd)
An attempt was made to stain the surface to deter-
mine if this defect was an anomaly in the junction
or was a surface defect. The results of staining
was inconclusive.
Device 100A
Diode No. 1 on Device No. 100A showed anomalously
high back bias leakage current at the end of Step 2
(2_0 hours at 250°C). In order to determine whether
this failure was caused by conducting bridges of
aluminum (across the Junction) in the oxide, the
oxide was etched away by steps and examined by a
microscope at each step. There appeared to be an
aluminum bridge connecting the lead to the N+ side
to the P side of the failed diode. No similar
defect appeared across the Junctions of the neigh-
boring good diodes.
Since the defect appeared to be contained within the
oxide, and disappeared from the microscope picture
when the oxide was completely removed, the diode
passivation and lead structure were re-constituted to
see if this defect was really the source of the
fai lure.
I
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IDevice IOOA (Cont'd)
Location of the manufacturer's registration crosses
in reference to the diodes was measured using a
reticle microscope at ISOX. The diode dimensions
and center to center spacings were also measured.
Art work for masking was fabricated at 200X up and
reduced to a high resolution negative which was
used to photomask the centers of the diodes allowing
SiO 2 to be deposited over the remainder of the chip.
A similar procedure was followed in constructing
aluminum electrodes which contacted the center of
the diodes and were brought out to pads on the
border of the chip.
Both Diode No. 1 and a neighboring good diode were
re-constituted in this manner. It was found that
the electrical characteristics of neither diode
were radically changed from their original values.
Before oxide removal the back bias leakage current
on Diode No. 1 was %.6 ua at h volts; after recon-
stitution, the leakage current was 3.5 ua at
volts. The good diode showed an increase from
less than .i ua to .2 ua at 4 volts.
This increase of the good diode indicates that
either impurities were introduced in the deposited
QENERAL PRECISION, INC.
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°Device 100A (Cont'd)
silicon dioxide layer or generatlon-recombination
sites were created at the surface as a result of
the processing. We cannot say, conclusively, that
the origin of the excess current in the bad diode
is wholly contained in the bulk. The preponder-
ance of evidence indicate part of the excess
current washing carried in the oxide.
Devices 80A, 82A and 86A will be analyzed at the
end of Step 6 (32_°C) pending the results of the
electrical measurements.
I II I
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7.2
FAILURE A_ALYSIS
General Comments
A total of five failed devices have been examined
in detail to date. One of these, Serial "Io. qSB
fro_1 the temperature step stress program, was
determined to have suffered from lead bond failure
as noted in previous sections.
Two units from Vendor A, No. 75A and No. IOOA,
were reported in detail on previous reports. The
results are summarized in Section 6.3.
Two units from the operating llfe test have been
analyzed during the new contract. The first fail-
ure was determined to have been due to a crack
through the oxide to the silicon. This crack
extended through the N+/P junction surface. The
analyses of these failures are presented in the
following paragraphs.
Device _IC
Diode No. 7 of microcircuit 31C was reported as
having very high leakage (i09.% microamperes at
volts reverse voltage).
When observed under the microscope, a crack-llke
structure (0.03 mil wide) was noted to extend from
I|
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7.3
Device _IC (Cont'd)
the anode to the cathode. A parallel and shorter
crack extended from the P-IT junction to the cathode.
Upon removal of the aluminum electrodes, the crack
appeared to extend up to the edges of the SiO 2
protective coat. Further removal of the oxide by
step-wlse etching showed that the crack extended
into the silicon. It is impossible to tell at this
time whether the crack propagated through t_heoxide
into the silicon or from the silicon through the
oxide. It does appear that there was aluminum
migration along this crack which ultimately shorted
the diode.
Device 4_A
This device is a dual diode transistor logic gate
manufactured by Vendor A. The diode connected to
Pin 8 (Diode No. 8) developed a high reverse
current, 2.2 microamperes after lO00 hours operating
llfe test. i_icroscoplc examination of the surface
of the silicon chip did not reveal any defect which
could cause this leakage current increase. This is
shown in Figure 7-1. The thin film al1_minum was dis-
solved and the circuit re-examined. Immediately
below the cathode contact window of Diode No. 8,
!
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Device 4_A (Cont'd)
several oxide defects were discovered. These are
shown in Figures 7-2 and 7-3. Some of these de-
fects were located over the P/_ Junction depletion
region. The oxide was removed by step-wise
etching in a 5J_ aqueous solution of 49,J H}" to
determine the depth and the origin of these
defects. At a depth of a_proxiraately 4_O°A, the
defects vanished and the remainder of the oxide
(about 700°A over the N + region) left intact.
Aluminum electrodes were then reconstituted over
the expander (anode) and Diodes )Ic. 8 and 9 (See
Figure 7-4). Electrical measurements of the recon-
stituted diode showed that it had fully recovered
with a leakage less than 0.0_ microamperes at
4 volts and a breakdown voltage of 6.1 at 1.0 micro-
amperes.
One explanation of these results is the inducement
of an inversion chaunel by ionic contamination
within the top 450°A of silicon _ioxide. Electrical
data taken during the preliminary failure analysis
indicated that most of this contamination was
entrapped rather than mobile.
l
QINliI_AL PlqlCISION. INC.
LlllI_ASCOPE QI_OUP
601-A-1 3/64
PJ_,E 41 0_" mEpomT NO. 2-0412
I
Device 4_A (Cont'd)
Annealing at 125°C for 24 hours decreased the
leakage from 2.2 mlcroamperes to 1.5 mlcroamperes
which indicates some redistribution of charged
particles, assuming a inversion channel mechanism,
but the majority of these contaminants remained
entrapped until the top surface of the oxide was
etched away.
Another mechanism which could explain this pheno-
mena is that the defects observed in the top 450°A
of the oxide extended through the oxide in submicro-
scopic dimensions. Aluminum could have migrated
along such a defect and have caused the increased
leakage as noted. Subsequent etching, while not
completely removing the aluminum in such a crack,
would lower the aluminum below the level of the
surrounding oxide. When aluminum was redeposited
to make electrical contact the film bridged the
defect and did not make contact to the aluminum in
the submicroscopic crack; if this phenomenon is the
cause of the diode failure, the failure should
reappear after a short period of storage at elevated
temperatures as the aluminum will again migrate down
the submicroscopic crack and make contact to the
aluminum contained there.
I
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Figure 7- 1. Entire Circuit Before Removing AC Electrodes (100X) 
Figure 7-2. Entire Circuit After Removing Electrodes (1OOX) 
Figure 7-3. Defects Across the P -N Junction of Diode No. 8 (500X) 
Figure 7-4. Entire Circuit Showing Electrode 
Reconstitution of Diode No. 8 (lOOX) 
7._ Concl1_sions and Recommendations
The results of this study, to date, indicate that
in addition to the problems involved with s_mll
area gold-aluminum bonds, consideration should be
given to improvement of the oxide protective
layer. All failures in Junction characteristics,
to date, have been traced to defects in the oxide
films.
This improvement may involve more rigorous stand-
arcs for the optical inspection of the oxide prior
to metallization as well as Iraprove;lents in
producing the film.
|
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8.0 PROBLEMAREAS
The major problem area has been the availability
of the test sample from Vendor D. This device
was originally ordered in the Diode-Transistor
Logic circuit (DTL) form identical to Device "E".
Delivery was scheduled for l_ November 196_. We
have been subsequently notified that this device
was unavailable due to the lack of a lead frame
in the proper configuration to fit the DTL chip.
£he earliest that the vendor could promise the
DTL circuit in the package form outlined in
Section 3.3 was May 1966. The complementary tran-
sistor logic circuit could be made available by
the lOth of December. Since the emphasis of this
study is on the fundamental mechanisms associated
with the materials and processes the change to the
complementary transistor circuit was incorporated
into the program.
!
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TEST PROCEDURE
Date Issued
LIBRASCOPE
RELIABILITYTESTLABORATORY
TESTREQUESTFORM
TR#1-1231
Leave Blank
The following information must be filled out (typed or lettered in reproducible ink)
and one reproducible copy made available to the Test Laboratory prior to the start
of testing. Test Requests must be accompanied by complete information such as wiring
diagrams, drawings, specification, and special requirements.
REQUESTED BY: N. Wirtanen Reliability 21-811 1756
Name Department Section Phone Ext.
(Alternate)
Name Department Section Phone Ext.
REFORT : Verbal
(Circle One)
COMPLETION REQUIRED BY:
PART NAME :
Data Only Written w/o Data Written with Data
Integrated Circuits
CHARGE TO :
PART NO: I" MIC 930
A0 - 155-AC
Job No.
2. MC 930
Contract No.
PART DESCRIYTION: DTULDual Rates
(Include Quantities)
MANUFACTURED BY: 1. ITT Z. Motorola
APPLICABLE SPECIFICATIONS:
(Military or Commercial)
None
TYPE OF TESTING: Temp Cycle, Temp Step Stress and Operating Life
OBJECT OF TESTING: Study Physics of Failure of Microe!ectronic Devices
REMARKS : None
FORM E-865
TR 1-1231
1.0 INTRODUCTION
The purpose of this test program is to study the physics of failure of
microelectronic devices. This program is a follow-on to the physics
of failure program under NASA Contract Number NASW-973. (Libra-
scope Job Number A0-138-AE - TR 1-1188) Therefore, this Test
Procedure will be a supplement to TR 1-1188.
The study program will attempt to predict predominant failure mech-
anisms in terms of stress levels, materials, and process control.
The test program will consist of the following three tasks:
Task 1 Continuation of the present operating life test of the Motorola
SC-736, Signetics SE10ZK and Fairchild SL1519 devices, in
accordance with TR 1-1188, for an additional year.
Task 2 Complete the temperature cycle test of the Motorola SC-736,
Signetics SE102K, and Fairchild SL1519 devices in accord-
ance with TR 1-1188.
Task 3 Study the physics of failure of two new types of microelectronic
devices. These devices will be the Motorola Flat Pack, type
MC 930 Dual Gate (l_yrolitic glass coating over finish) and
the ITT Flat Pack, type MIC 930 (Monolithic Package with no
internal leads). The devices will be grouped and subjected
to the following tests for study:
Group I Control group devices consisting of 5 devices
from each manufacturer.
Group II Perform an operating life test on 20 devices
from each manufacturer.
Group III Perform a temperature cycle test of 50 cycles
on 15 devices from each manufacturer. Upon
completion of the temperature cycle test, the
devices will then be subjected to a temperature
step stress test.
Group IV Perform a temperature cycle test of I00 cycles
on 15 devices from each manufacturer. Upon
completion of the temperature cycle test, the
devices will then be subjected to a temperature
step stress test.
Group V Perform a temperature step stress test on 15
devices from each manufacturer in addition to
those devices from Group Ill and Group IV.
-I-
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SCOPE
The new test specimens chosen for this study program are of the 930
Dual Gate NAND/NOR gate configuration. These devices will be of
the flat pack type. All test samples subjected to this test program are
listed in Table I and shall be referenced thereafter in this Test Request
by the designated referenced codes. This document is only applicable
to the physics of failure program for devices D and E.
TABLE I. Device Identification
Reference Part Quantity
Manufacturer Code* Number Part Description Tested
60 Devices
Fairchild A SL1519 DTUL Dual Gate 5 Control
60 Devices
Motorola B SC736 DTL NAND/NOR Gate 5 Control
Signetics C
60 Devices
SEI0ZK DTL NAND/NOR Gate 5 Control
ITT D
65 Devices
MIC 930 DUAL NAND/NOR Gate 5 Control
Motorola E
65 Devices
MC 930 DUAL NAND/NOR Gate 5 Control
*All references, including data sheets, shall use these codes wherever
applicable in lieu of the manufacturer's name.
3.0 DATA RECORDING
All test data except for switching time characteristics will be recorded
on specially designed reproducible data sheets which can be accepted
by the SCAT-Z4 Flexowriter. The switching time measurements will
be recorded on Librascope's standard laboratory data sheets.
To facilitate the data reduction requirements all data will also be
punched on the Flexowriter tape.
4.0 APPLICABLE DOCUMENTS
Table II lists the applicable Test Request to be used for the various
phases of this test program.
-Z-
TABLE II. Applicable Documents
TR 1-1231
Test Performed
Continuation of present
Life Te st
Completion of Temperature
Cycle Test
Study the physics of failure
of two new device types
Devices Under
Test
Device A
Device B
Device C
Device A
Device B
Device C
Device D
Device E
Applicable Document
TR 1-1188
TR 1-1188
TR I-IZ31
ELEC TRICAL CHARAC TERISTICS
Initial Electrical Parameter Characteristics
Tables III and IV list the parameters to be measured for this test
program, The devices represented in this test program are shown
in Figures 1 and 2.
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FIGURE 1. Flat Pack Layout
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FIGURE Z. Dual 1NAND/NOR Gate Schematic
0
FIGURE B. Input Diode Leakage Current No. Z
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LEAKAGE TEST SET-UP
CURRENT NO. Z LEAKAGE MTR -4V SIG GND
Ii Pin 1 Pin Z, 7 Pin 14
Iz Pin Z Pin I, 7 Pin 14
Il? " Pin 12 Pin 13, 7 Pin 14
I13 Pin 13 Pin lZ, 7 Pin 14
FIGURE 3. Input Diode Leakage Current No. 2 (Cont)
I
I
I
I
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FIGURE 4. Basic Operating Life Test Circuit
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FIGURE 5. Rise Time, Fall Time, Turn-on Delay,
Turn-off Delay and Input Pulse Conditions
For Switching Time Characteristics
TABLE IV. Input Pulse Conditions For Switching Time Characteristics
PULSE AMPLITUDE RISE TIME FALL TIME PULSE WIDTH
t,
_ INS -4V = I NS - _I I00 INS
5. 1. 1 Switch Time Measurements
The switching time characteristics will be determined with the
device connected in accordance with Figure 4. The output
pulse will be characterized in accordance with the definitions
shown in Figure 5.
5.1.2
Reverse Recovery Time Measurements
The reverse recovery time measurements will be made on a
sampling basis. Eight devices from the life test group (Group If)
and four devices from Groups III, IV and V will be subjected
to the reverse recovery time measurements. Reverse recovery
time measurements shall be performed on the input diodes
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(total of four) of ten samples. Only two diode measurements
will be performed on the remaining devices. The measure-
ments shall be made in accordance with Figure 6.
T_KTRONIX ,_ ,_VlC£ Fi_TUiE
567 5AHPLING _ i
OSCILLOSCOPE --i
- r , ,_ I
TEI_TIIONIX
IiO 'i:>ULS,E
GENEP.ATO_ I
I
L_
7
/ok I L ..J
i
_--"' MECHANICAL CONNECTION
TEST CII_CUIT FI'XTU_£
5.2.
FIGURE 6. Basic Reverse Recovery Time Test Set-up
Post Environmental Parameter Measurements
Table V lists the parameters to be measured at each post environ-
mental data point.
TABLE V. Post Environmental Parameter Measurements
Test
Sequence Parameter
Test
Condition
Input Diode Leakage Current No. 3 (Total
Diode Leakage)
Per Table III
Input Diode Breakdown Voltage Per Table III
3 Input Diode Forward Voltage Drop Per Table III
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Post Environmental Parameter Measurements (Cont.)
Test Test
Sequence Parameter Condition
4 Output Transistor Leakage Current Per Table III
5 Threshold Voltage Per Table III
6 Output Transistor Saturation Voltage Per Table III
7 Resistance Per Table III
5.3 Ec_uipment Verification
5.4
Prior to electrical parameter measurements a verification check of
the test equipment will be performed. When the test equipment has
completed verification procedures, the instrumentation control samples
shall be measured. When the control samples have satisfactorily
completed the parameter measurements and the results compared and
verified with the previous data point, the test samples will be mea-
sured. If five consecutive devices, during the measurement interval,
should fail to meet the tolerance limits established for this test
program, measurements will be discontinued and the instrumentation
will be reverified. Upon completion of parameter measurements, a
final verification check will be performed. All verification data will
be recorded as part of the data and noted as such. Refer to the
appendix for the verification and test equipment set-up.
Data Verification
All recorded data will be reviewed and verified by the cognizant engineer
before the samples are allowed to continue environmental testing.
5.5 Failure Criteria
Table VI lists the maximum allowable tolerance limits for the test
program.
TABLE VI.
Parameter Type
Reverse Junction Current
IR, ICB O, ICR O
Output Saturation Voltage
VC E(SAT)
Failure Criteria
Change
Initial X 10 but greater than 10n amp
• 10% of initial value but greater than
+10 mv
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Parameter Type
Effective Gain
hFE
Resistance
Failure Criteria (Cont.)
Change
+20% of initial value
+10% of initial value
TR I-IZ31
6.2
6.3
Junction Breakdown Voltages
BV R, BVcB O, BVcE O
+25% of initial value
-z0%
Preliminary failure analysis will be conducted on each failure defined
by the above criteria to determine the component or parameter which
is responsible for the change.
ENVIRONMENTAL TESTS
Operating Life Test
The dual NAND/NOR gates will be subiected to an operating life test
at an ambient temperature of +125"C_+_°C. The gates will be switched
into "0" or "1" state using parallel switching. (See Figure 10 for the
basic life test circuit. ) The life test will be interrupted and post environ-
mental measurements will be made, in accordance with Table V, at the
prescribed intervals 100 ±8, 250 +lZ, 500 ±lZ, 1000 +24 and every 1000
±24 hours thereafter until the completion of the contract.
Temperature Cycle Number 1
The test samples will be subjected to 50 cycles of temperature cycle
as shown in Figure 6. The devices will be exposed to each extreme
ambient of +IZ5°C and -55°C for a minimum of Z hours. A constant
reverse bias will be applied to the devices while under temperature
cycle. The devices will be connected in the manner shown in Figure 8.
Temperature Cycle Number 2
The test samples willbe subjected to 100 cycles of temperature cycle
as shown in Figure 6. The devices will be exposed to each extreme
ambient of +125°C and -55°C for a minimum of 2 hours. A constant
reverse bias will be applied to the devices while under temperature
cycle. The devices will be connected in the manner shown in Figure 8
-lZ-
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FIGURE 8. Reverse Bias Connections for Temperature Cycle
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6.4 Temperature Step Stress
The test samples, non-operating, will be subjected to a temperature
step stress test. The conditions of the test will be as shown in
Table VII.
TABLE VII. Temperature Step Stress Requirements
STEP I Z 3 4 5 6 7 8 9 I0
Ambient Temp 200 Z50 300 325 350 375 400 425 450 500
(Ta)°C
Time Duration 240 240 240 240 240 240 240 240 240 240
(Hrs)
7.2
7.3
TEST PROCEDURE
Device Identification
Each of the two manufacturers' device types will be identified in numer-
ical order, 1 through 70.
Initial Electrical Parameter Measurements
Initial electrical parameter measurements wilI be performed on all
devices in accordance with Table III of this test procedure. The initial
DC parameter measurements will be with SCAT-24. The switching
time measurements will be performed with the Tektronix, type 110
pulse generator and type 567 Sampling scope with the 6R1 digital
readout. See the appendix of this procedure for test measurement
verification and set-up.
Test Sample Grouping
Upon completion of the initial measurements, the devices will be
divided into five groups. The five groups will be designated as shown
in Table VIII.
-14-
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TABLE VIII. Test Sample Grouping
Group
De si_nation
Instrumentation
Control Group
Ope rating Life
Te st Group
Temperature
Cycle Test
Group
Temperature
Cycle Te st
Group
Temperature Step
Stress Group
Group Sample Size Device
Number per Device Type Identification
I 5 1 -5
II 20 6 - 25
III 15 26 - 40
IV 15 41 - 55
V 15 56 - 70
7.4 Test Sec_uence
The basic test sequence is shown in Figure 9. Detailed information on
each environment is provided in the Environmental Test section (Para-
graph 6.0) of this procedure•
7.5 Instrumentation Control Group
7.6
Samples numbered 1 through 5 shall be used as instrumentation control.
These units shall be measured at each data point of the test sequence.
This data shall be reviewed and compared with previous measurements
prior to performing any measurements of the test samples.
O_eratin B Life Test
Upon completion of the initial measurements, samples numbered 6
through 25 shall be subjected to an operating life test and electrical
parameter measurements {post environmental measurements) shall be
made at the intermittent periods as specified in Paragraph 6.1. Those
arameters to be measured are specified in Table V, Paragraph 5.2.
he basic life test circuit is shown in Figure 10. Special printed circuit
boards will be used to provide all necessary connections for the parallel
switching requirements established for this test program. These boards
will be fitted into the feed-through connectors provided on the temper-
ature chambers. All external loads as shown in Figure l0 will be mounted
on special load boards and fitted into the feed-through connector exter-
nal to the temperature chamber.
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CONTROL LiFE TEST TEMP CYCLE
GRP (1-5) (GRP(6-Z5} #1 (Z6-40)
TEMP CYCLE
#Z (41-55)
i
TEMP CYC LE
#Z (41-55)
L TEMP STEP STRESS(Z6-55)
FIGURE 9. Basic Test Sequence With Sample
Distribution by Quantity
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L
FIGURE 10. Basic Operating Life Test
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7.7
When the devices have reached the specified life test intermittent periods,
the chamber temperature will be reduced without shock to an ambient
temperature of 25°C. The device power will then be removed and one
hour will be allowed for device stabilization prior to parameter mea-
surements. If the measurements cannot be performed immediately
after the stabilization period, the devices shall remain active at an
ambient temperature of 25°C until such time that measurements can be
performed. The total measurement time should be held to a minimum.
Consistency from data point to data point in regard to stabilizing time
and measurement time should be maintained as close as possible.
Upon completion of the life test, final measurements will be performed
in accordance with Paragraph 5. 1.
Temperature Cycle Number 1
Devices from Group III, numbered Z6 through 40, will be subjected to
temperature cycling in accordance with the conditions specified in
paragraph 6.2. Upon completion of 50 cycles, post environmental
parameter measurements will be made in accordance with Table V,
paragraph 5.2. The devices will be reverse biased as shown in Figure
11. Current limiting resistors will be used for device protection and
will be mounted external to the chamber.
2O g
"vVWVWV" _ _ g
20g
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20g
7 I •
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FIGURE 11. Reverse Bias Connections For
Temperature Cycle Test
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7.8
7.9
Upon completion of the SO cycles, the test chamber temperature will be
allowed to stabilize for a minimum of one hour at an ambient temperature
of 25"C. The devices shall remain under reverse bias conditions until
measurements can be started. Those devices which cannot be measured
within the working day shall be returned to the reverse bias conditions at
25"C. The total measurement test time should be held to a minimum.
Consistency from data point to data point in regard to stabilizing time
and measurement time should be maintained as close as possible.
Upon completion of the post environmental measurements, the devices
will then be subjected to the temperature step stress test specified in
Paragraph 7.9.
Temperature Cycle Number 2
Devices from Group IV, numbered 41 through 55, will be subjected to
temperature cycling in accordance with the conditions specified in Para-
graph 6.3. Upon completion of each 50 of the 100 cycles, post environ-
mental parameter measurements will be made in accordance with
Table V, Paragraph S. 2.
The devices will be reverse biased as shown in Figure 11, Current
limiting resistors will be used for device protection and will be
mounted external to the chamber.
Upon completion of each S0 cycles, a minimum of one hour will be
allowed for device stabilization prior to parameter measurements. The
total measurement test time should be held to a minimum. Consistency
from data point to data point in regard to stabilizing time and measure-
ment time should be maintained as close as possible.
Upon completion of the final 100 cycles, the devices will then be sub-
jected to the temperature step stress specified in Paragraph 7.9.
Temperature Step Stress Test
Devices from Groups III, IV, and V numbered 26 through 40, 41 through
SS, and 56 through 70, respectively, will be subjected to the tempera-
ture step stress test in accordance with the conditions specified in Para-
graph 6.4. Upon completion of each step, post environmental para-
meter measurements will be made in accordance with Table V, Para-
graph S. 2. No bias conditions will be applied during this test.
Upon completion of each step, the chamber temperature will be reduced,
without shock, to an ambient temperature of 25"C. A minimum of one
hour, after the chamber has reached an ambient temperature of 25°C,
will be allowed for device stabilization prior to parameter measurements.
The total measurement test time should be held to a minimum. Con-
sistency from data point to data point in regard to stabilizing time and
measurement time should be maintained as close as possible. Upon
completion of the final step, final measurements will be performed as
specified in Paragraph 5.1.
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8.0 FINAL ELECTRICAL PARAMETER MEASUREMENTS
Upon completion of each of the tests specified in Paragraph 7.0, final
parameter measurements shall be made. The final measurements
shall be identical to the initial measurements, as shown in Table III,
Paragraph 5. 1.
9.Z
9.3
FAILURE ANALYSIS
Introduction
Failure analysis will be performed at two levels. Preliminary analysis
will be performed in the Environmental Laboratory and will consist of
a series of electrical measurements and/or thermal annealing as indi-
cated from the failure modes.
In general, preliminary failure analysis shall not in itself destroy a
degradation failure for future testing.
Detailed failure analysis will, on the other hand, be considered de-
structive and will consist of a more rigorous electrical examination of
the device which may lead a detailed material analysis to verify the
basic material change.
Preliminary Failure Analysis
Preliminary analysis will be instituted on all degradation failures and
will consist of repeating the initial measurements to the extent neces-
sary to identify the part of the circuit that has caused the drift out of
tolerance. For example, all leakage current failures will be exposed
without bias at 150°C ambient for a period of 24 hours. Then the char-
acteristics will be rerneasured. This procedure will indicate whether
the increase in leakage was caused by some surface mechanism such
as an inversion layer formed at the junction {in which case the increase
in reverse current would be reduced considerably) or whether some
other mechanism has operated to cause the increased leakage.
Detailed Failure Analysis
Detailed failure analysis will only be instituted after the preliminary
failure analysis has been performed and if no change is noted as a
result of the thermal annealing procedure. The detailed failure
analysis will consist of a detailed physical and chemical analyses to
determine the actual failure mechanism of material changes or other
physical phenomena which induced the failure.
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